
CAT24C32
BUS ACTIVITY: S
MASTER R
T
A
T
SLAVE
ADDRESS
ADDRESS
BYTE
a 15 ? a 8
ADDRESS
BYTE
a 7 ? a 0
DATA
BYTE
d 7 ? d 0
S
T
O
P
S
* * * *
P
SLAVE
*a 15 ? a 12 are don’t care bits
A
C
K
A
C
K
A
C
K
A
C
K
Figure 6. Byte Write Sequence
SCL
SDA
8th Bit
Byte n
ACK
t WR
STOP
CONDITION
Figure 7. Write Cycle Timing
START
CONDITION
ADDRESS
BUS
ACTIVITY: S
T
A
MASTER R
T
SLAVE
ADDRESS
ADDRESS
BYTE
ADDRESS
BYTE
DATA
BYTE
n
DATA
BYTE
n+1
DATA
BYTE
n+P
S
T
O
P
S
P
SLAVE
n=1
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
A
C
K
P ≤ 31
Figure 8. Page Write Sequence
ADDRESS
BYTE
DATA
BYTE
1
8
9
1
8
SCL
SDA
a 7
a 0
d 7
d 0
t SU:WP
WP
t HD:WP
Figure 9. WP Timing
http://onsemi.com
7